Anti-resonance peak damping of PDN impedance by on-board snubber circuits

You Iijima, Masataka Matsumura, Toshio Sudo

Research output: Chapter in Book/Report/Conference proceedingConference contribution

3 Citations (Scopus)

Abstract

Simultaneous switching noise (SSN) is a serious design issue to stabilize logic operation and to reduce electromagnetic interference (EMI) in advanced CMOS circuits and systems. Ringing frequency observed in the SSN waveforms is strongly related to the anti-resonance peak frequency of total PDN impedance. In this paper, on-board snubber (RC series circuit) was investigated to improve power supply integrity in a FPGA (Field Programmable Gate Array) board. The on-board snubber circuits was added just at the beneath of the power supply terminals of the FPGA to effectively suppress the anti-resonance peak of the total PDN impedance. Design space to damp the anti-resonance peak was examined. In particular, the values of on-board capacitance and resistance of snubber circuit has been examined by using circuit analysis tool and field solver.

Original languageEnglish
Title of host publication2012 IEEE Electrical Design of Advanced Packaging and Systems Symposium, EDAPS 2012
Pages127-130
Number of pages4
DOIs
Publication statusPublished - 2012 Dec 1
Event2012 IEEE Electrical Design of Advanced Packaging and Systems Symposium, EDAPS 2012 - Taipei, Taiwan, Province of China
Duration: 2012 Dec 92012 Dec 11

Publication series

Name2012 IEEE Electrical Design of Advanced Packaging and Systems Symposium, EDAPS 2012

Conference

Conference2012 IEEE Electrical Design of Advanced Packaging and Systems Symposium, EDAPS 2012
Country/TerritoryTaiwan, Province of China
CityTaipei
Period12/12/912/12/11

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Fingerprint

Dive into the research topics of 'Anti-resonance peak damping of PDN impedance by on-board snubber circuits'. Together they form a unique fingerprint.

Cite this