TY - GEN
T1 - Compensation circuit using time-mode capacitance scaling
AU - Retdian, Nicodimus
AU - Shima, Takeshi
N1 - Funding Information:
This work is partly supported by VLSI Design and Education Center(VDEC), the University of Tokyo in collaboration with Cadence Design Systems. Inc. This work was also partly funded by JSPS KAKENHI Grant Number 16K06318.
Publisher Copyright:
© 2017 IEEE.
PY - 2017/7/1
Y1 - 2017/7/1
N2 - Phase compensation circuit is an important building block for many analog circuits. Some applications such as DC-DC converters need compensation circuits with external large capacitances. In order to integrate the phase compensation circuit, the capacitance should be reduced. The time-mode Miller compensation circuit is considered as one of the good candidates for this purpose. In conventional method, a compensation circuit with a zero on its transfer function needs two Operational Transconductance Amplifiers (OTA). This paper proposes an implementation of compensation circuit using time-mode capacitance scaling with one OTA combined with a continuous time current-mode capacitance multiplier. The proposed circuit is verified using Spectre simulation.
AB - Phase compensation circuit is an important building block for many analog circuits. Some applications such as DC-DC converters need compensation circuits with external large capacitances. In order to integrate the phase compensation circuit, the capacitance should be reduced. The time-mode Miller compensation circuit is considered as one of the good candidates for this purpose. In conventional method, a compensation circuit with a zero on its transfer function needs two Operational Transconductance Amplifiers (OTA). This paper proposes an implementation of compensation circuit using time-mode capacitance scaling with one OTA combined with a continuous time current-mode capacitance multiplier. The proposed circuit is verified using Spectre simulation.
UR - http://www.scopus.com/inward/record.url?scp=85047553933&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=85047553933&partnerID=8YFLogxK
U2 - 10.1109/ISESD.2017.8253351
DO - 10.1109/ISESD.2017.8253351
M3 - Conference contribution
AN - SCOPUS:85047553933
T3 - 2017 International Symposium on Electronics and Smart Devices, ISESD 2017
SP - 291
EP - 294
BT - 2017 International Symposium on Electronics and Smart Devices, ISESD 2017
PB - Institute of Electrical and Electronics Engineers Inc.
T2 - 2nd International Symposium on Electronics and Smart Devices, ISESD 2017
Y2 - 17 October 2017 through 19 October 2017
ER -