Datapath generator based on gate-level symbolic layout

Nobu Matsumoto, Yoko Watanabe, Kimiyoshi Usami, Yukio Sugeno, Hiroshi Hatada, Shojiro Mori

Research output: Chapter in Book/Report/Conference proceedingConference contribution

1 Citation (Scopus)


A data-path generator that generates high-density LSI mask layouts equivalent to hand-crafted ones is described. An entry of the generator is a hierarchical symbolic layout at the gate level. The bit-and-row-slicing technique is a key feature for realizing large-size and high-density data-path generation. A 21K-transistor data-path whose density is 5.64 KTr/mm2, greater than the 5.38 KTr/mm2 of a hand-crafted datapath, was generated using 1-μm CMOS technology.

Original languageEnglish
Title of host publication27th ACM/IEEE Design Automation Conference. Proceedings 1990
PublisherPubl by IEEE
Number of pages6
ISBN (Print)081869650X
Publication statusPublished - 1990
Externally publishedYes
Event27th ACM/IEEE Design Automation Conference - Orlando, FL, USA
Duration: 1990 Jun 241990 Jun 28

Publication series

Name27th ACM/IEEE Design Automation Conference. Proceedings 1990


Other27th ACM/IEEE Design Automation Conference
CityOrlando, FL, USA

ASJC Scopus subject areas

  • General Engineering


Dive into the research topics of 'Datapath generator based on gate-level symbolic layout'. Together they form a unique fingerprint.

Cite this