Design Optimization of Wiring Substrate for a CMOS-Based Multichip Module

T. Sudo, N. Hirano, K. Kato, Y. Hiruta, Y. Fuchida

Research output: Contribution to journalArticlepeer-review

Original languageEnglish
Pages (from-to)710-716
JournalECTE(Electronic Components and Technology Conference)'92
Publication statusPublished - 1992 May 1

Cite this