Effective processing on a digital signal processor with complex arithmetic capability

Yoshimasa Negishi; Eiji Watanabe; Akinori Nishihara; Takeshi Yanagisawa

Effective processing on a digital signal processor with complex arithmetic capability

Yoshimasa Negishi, Eiji Watanabe, Akinori Nishihara, Takeshi Yanagisawa

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Abstract

Digital Signal Processors with complex arithmetic capability (DSP-C) are useful for various applications. In this paper, we propose a method for the effective implementation of specific circuits with real coefficients on DSP-C. First, we show that 2D circuits and transversal circuits with real coefficients can be implemented by complex multiplications. Next, we introduce a new computational mode (advanced mode) and a new multiplier into PSI, a kind of DSP-C which has been proposed already, in order to process the circuits effectively. The effectiveness of the proposed method is shown by simulation in the last part.

Original language	English
Title of host publication	IEEE Asia-Pacific Conference on Circuits and Systems - Proceedings
Publisher	IEEE
Pages	619-622
Number of pages	4
ISBN (Print)	0780351460
Publication status	Published - 1998 Dec 1
Event	Proceedings of the 1998 IEEE Asia-Pacific Conference on Circuits and Systems - Microelectronics and Integrating Systems (IEEE APCCAS-98) - Chiangmai, Thailand Duration: 1998 Nov 24 → 1998 Nov 27

Publication series

Name	IEEE Asia-Pacific Conference on Circuits and Systems - Proceedings

Other

Other	Proceedings of the 1998 IEEE Asia-Pacific Conference on Circuits and Systems - Microelectronics and Integrating Systems (IEEE APCCAS-98)
City	Chiangmai, Thailand
Period	98/11/24 → 98/11/27

ASJC Scopus subject areas

Electrical and Electronic Engineering

Cite this

Effective processing on a digital signal processor with complex arithmetic capability. / Negishi, Yoshimasa; Watanabe, Eiji; Nishihara, Akinori et al.
IEEE Asia-Pacific Conference on Circuits and Systems - Proceedings. IEEE, 1998. p. 619-622 (IEEE Asia-Pacific Conference on Circuits and Systems - Proceedings).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Negishi, Y, Watanabe, E, Nishihara, A & Yanagisawa, T 1998, Effective processing on a digital signal processor with complex arithmetic capability. in IEEE Asia-Pacific Conference on Circuits and Systems - Proceedings. IEEE Asia-Pacific Conference on Circuits and Systems - Proceedings, IEEE, pp. 619-622, Proceedings of the 1998 IEEE Asia-Pacific Conference on Circuits and Systems - Microelectronics and Integrating Systems (IEEE APCCAS-98), Chiangmai, Thailand, 98/11/24.

@inproceedings{30959c36c5ea45849c8903bbada12b79,

title = "Effective processing on a digital signal processor with complex arithmetic capability",

abstract = "Digital Signal Processors with complex arithmetic capability (DSP-C) are useful for various applications. In this paper, we propose a method for the effective implementation of specific circuits with real coefficients on DSP-C. First, we show that 2D circuits and transversal circuits with real coefficients can be implemented by complex multiplications. Next, we introduce a new computational mode (advanced mode) and a new multiplier into PSI, a kind of DSP-C which has been proposed already, in order to process the circuits effectively. The effectiveness of the proposed method is shown by simulation in the last part.",

author = "Yoshimasa Negishi and Eiji Watanabe and Akinori Nishihara and Takeshi Yanagisawa",

year = "1998",

month = dec,

day = "1",

language = "English",

isbn = "0780351460",

series = "IEEE Asia-Pacific Conference on Circuits and Systems - Proceedings",

publisher = "IEEE",

pages = "619--622",

booktitle = "IEEE Asia-Pacific Conference on Circuits and Systems - Proceedings",

note = "Proceedings of the 1998 IEEE Asia-Pacific Conference on Circuits and Systems - Microelectronics and Integrating Systems (IEEE APCCAS-98) ; Conference date: 24-11-1998 Through 27-11-1998",

}

TY - GEN

T1 - Effective processing on a digital signal processor with complex arithmetic capability

AU - Negishi, Yoshimasa

AU - Watanabe, Eiji

AU - Nishihara, Akinori

AU - Yanagisawa, Takeshi

PY - 1998/12/1

Y1 - 1998/12/1

N2 - Digital Signal Processors with complex arithmetic capability (DSP-C) are useful for various applications. In this paper, we propose a method for the effective implementation of specific circuits with real coefficients on DSP-C. First, we show that 2D circuits and transversal circuits with real coefficients can be implemented by complex multiplications. Next, we introduce a new computational mode (advanced mode) and a new multiplier into PSI, a kind of DSP-C which has been proposed already, in order to process the circuits effectively. The effectiveness of the proposed method is shown by simulation in the last part.

AB - Digital Signal Processors with complex arithmetic capability (DSP-C) are useful for various applications. In this paper, we propose a method for the effective implementation of specific circuits with real coefficients on DSP-C. First, we show that 2D circuits and transversal circuits with real coefficients can be implemented by complex multiplications. Next, we introduce a new computational mode (advanced mode) and a new multiplier into PSI, a kind of DSP-C which has been proposed already, in order to process the circuits effectively. The effectiveness of the proposed method is shown by simulation in the last part.

UR - http://www.scopus.com/inward/record.url?scp=0032218291&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0032218291&partnerID=8YFLogxK

M3 - Conference contribution

AN - SCOPUS:0032218291

SN - 0780351460

T3 - IEEE Asia-Pacific Conference on Circuits and Systems - Proceedings

SP - 619

EP - 622

BT - IEEE Asia-Pacific Conference on Circuits and Systems - Proceedings

PB - IEEE

T2 - Proceedings of the 1998 IEEE Asia-Pacific Conference on Circuits and Systems - Microelectronics and Integrating Systems (IEEE APCCAS-98)

Y2 - 24 November 1998 through 27 November 1998

ER -

Effective processing on a digital signal processor with complex arithmetic capability

Abstract

Publication series

Other

ASJC Scopus subject areas

Other files and links

Fingerprint

Cite this