Influence of anti-resonance peak in power supply network on power and signal integrity

Toma Yamaguchi, Yusuke Hatogai, Toshio Sudo

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

Reduction of PDN impedance is necessary to prevent false logic operation of the CMOS LSIs. Constant target impedance with frequency is used as a simple method to define PDN impedance of the system. However, this conventional target impedance did not change with frequency, and was not applied to the high frequency range where PDN impedance exceeds the constant value of target impedance. Therefore, newly frequency dependent target impedance has been derived and applied to the DDR3 memory system. Co-simulation model has been established to estimate power Integrity (PI) and signal Integrity (SI) at the same time. The switching current flowing from the chip was connected to the whole PDN model, and power supply noise and eyes diagram were simulated. The new target impedance has been proved to be reasonable for maintaining the power supply noise and the eye diagrams.

Original languageEnglish
Title of host publicationProceedings of the 2013 International Symposium on Electromagnetic Compatibility, EMC Europe 2013
Pages224-228
Number of pages5
Publication statusPublished - 2013 Dec 24
Event2013 International Symposium on Electromagnetic Compatibility, EMC Europe 2013 - Brugge, Belgium
Duration: 2013 Sept 22013 Sept 6

Publication series

NameIEEE International Symposium on Electromagnetic Compatibility
ISSN (Print)1077-4076
ISSN (Electronic)2158-1118

Conference

Conference2013 International Symposium on Electromagnetic Compatibility, EMC Europe 2013
Country/TerritoryBelgium
CityBrugge
Period13/9/213/9/6

ASJC Scopus subject areas

  • Condensed Matter Physics
  • Electrical and Electronic Engineering

Fingerprint

Dive into the research topics of 'Influence of anti-resonance peak in power supply network on power and signal integrity'. Together they form a unique fingerprint.

Cite this