Inverted microstrip line IC structure for ultra high-speed applications

Satoshi Yamaguchi; Yuhki Imai; Tsugumichi Shibata; Taiichi Otsuji; Makoto Hirano; Eiichi Sano

Inverted microstrip line IC structure for ultra high-speed applications

Satoshi Yamaguchi, Yuhki Imai, Tsugumichi Shibata, Taiichi Otsuji, Makoto Hirano, Eiichi Sano

Research output: Contribution to journal › Conference article › peer-review

Abstract

An inverted microstrip line IC structure for ultra high-speed applications is proposed. It allows a very low-parasitic-impedance module with a flip-chip bonding, a small IC size, and performance improvements for high-speed digital ICs.

Original language	English
Pages (from-to)	1643-1646
Number of pages	4
Journal	IEEE MTT-S International Microwave Symposium Digest
Volume	3
Publication status	Published - 1995 Jan 1
Event	Proceedings of the 1995 IEEE MTT-S International Microwave Symposium. Part 1 (of 3) - Orlando, FL, USA Duration: 1995 May 16 → 1995 May 20

ASJC Scopus subject areas

Radiation
Condensed Matter Physics
Electrical and Electronic Engineering

Cite this

@article{b17c55ffbc38448ba1cce4eb8e351b9f,

title = "Inverted microstrip line IC structure for ultra high-speed applications",

abstract = "An inverted microstrip line IC structure for ultra high-speed applications is proposed. It allows a very low-parasitic-impedance module with a flip-chip bonding, a small IC size, and performance improvements for high-speed digital ICs.",

author = "Satoshi Yamaguchi and Yuhki Imai and Tsugumichi Shibata and Taiichi Otsuji and Makoto Hirano and Eiichi Sano",

year = "1995",

month = jan,

day = "1",

language = "English",

volume = "3",

pages = "1643--1646",

journal = "IEEE MTT-S International Microwave Symposium Digest",

issn = "0149-645X",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

note = "Proceedings of the 1995 IEEE MTT-S International Microwave Symposium. Part 1 (of 3) ; Conference date: 16-05-1995 Through 20-05-1995",

}

TY - JOUR

T1 - Inverted microstrip line IC structure for ultra high-speed applications

AU - Yamaguchi, Satoshi

AU - Imai, Yuhki

AU - Shibata, Tsugumichi

AU - Otsuji, Taiichi

AU - Hirano, Makoto

AU - Sano, Eiichi

PY - 1995/1/1

Y1 - 1995/1/1

N2 - An inverted microstrip line IC structure for ultra high-speed applications is proposed. It allows a very low-parasitic-impedance module with a flip-chip bonding, a small IC size, and performance improvements for high-speed digital ICs.

AB - An inverted microstrip line IC structure for ultra high-speed applications is proposed. It allows a very low-parasitic-impedance module with a flip-chip bonding, a small IC size, and performance improvements for high-speed digital ICs.

UR - http://www.scopus.com/inward/record.url?scp=0029232128&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0029232128&partnerID=8YFLogxK

M3 - Conference article

AN - SCOPUS:0029232128

SN - 0149-645X

VL - 3

SP - 1643

EP - 1646

JO - IEEE MTT-S International Microwave Symposium Digest

JF - IEEE MTT-S International Microwave Symposium Digest

T2 - Proceedings of the 1995 IEEE MTT-S International Microwave Symposium. Part 1 (of 3)

Y2 - 16 May 1995 through 20 May 1995

ER -

Inverted microstrip line IC structure for ultra high-speed applications

Abstract

ASJC Scopus subject areas

Other files and links

Fingerprint

Cite this