Open-loop full CMOS 103 MHz -61 dB THD S/H circuit

Khayrollah Hadidi; Masahiro Sasaki; Tadatoshi Watanabe; Daigo Muramatsu; Takashi Matsumoto

Open-loop full CMOS 103 MHz -61 dB THD S/H circuit

Khayrollah Hadidi, Masahiro Sasaki, Tadatoshi Watanabe, Daigo Muramatsu, Takashi Matsumoto

Research output: Contribution to journal › Conference article › peer-review

Abstract

Based on a real open loop architecture and a cascode-driver CMOS source-follower, we implemented a S/H circuit in a 0.8 μm digital CMOS process. The circuit achieved -61 dB THD at a sampling rate of 103 MHz, while a 1.42 V_p-p 10 MHz input signal was applied. This includes all parasitic loading and transient effect.

Original language	English
Pages (from-to)	381-383
Number of pages	3
Journal	Proceedings of the Custom Integrated Circuits Conference
Publication status	Published - 1998 Jan 1
Event	Proceedings of the 1998 IEEE Custom Integrated Circuits Conference - Santa Clara, CA, USA Duration: 1998 May 11 → 1998 May 14

ASJC Scopus subject areas

Electrical and Electronic Engineering

Cite this

@article{35e0eb70bdf74043bcd891f52a4ae49e,

title = "Open-loop full CMOS 103 MHz -61 dB THD S/H circuit",

abstract = "Based on a real open loop architecture and a cascode-driver CMOS source-follower, we implemented a S/H circuit in a 0.8 μm digital CMOS process. The circuit achieved -61 dB THD at a sampling rate of 103 MHz, while a 1.42 Vp-p 10 MHz input signal was applied. This includes all parasitic loading and transient effect.",

author = "Khayrollah Hadidi and Masahiro Sasaki and Tadatoshi Watanabe and Daigo Muramatsu and Takashi Matsumoto",

year = "1998",

month = jan,

day = "1",

language = "English",

pages = "381--383",

journal = "Proceedings of the Custom Integrated Circuits Conference",

issn = "0886-5930",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

note = "Proceedings of the 1998 IEEE Custom Integrated Circuits Conference ; Conference date: 11-05-1998 Through 14-05-1998",

}

TY - JOUR

T1 - Open-loop full CMOS 103 MHz -61 dB THD S/H circuit

AU - Hadidi, Khayrollah

AU - Sasaki, Masahiro

AU - Watanabe, Tadatoshi

AU - Muramatsu, Daigo

AU - Matsumoto, Takashi

PY - 1998/1/1

Y1 - 1998/1/1

N2 - Based on a real open loop architecture and a cascode-driver CMOS source-follower, we implemented a S/H circuit in a 0.8 μm digital CMOS process. The circuit achieved -61 dB THD at a sampling rate of 103 MHz, while a 1.42 Vp-p 10 MHz input signal was applied. This includes all parasitic loading and transient effect.

AB - Based on a real open loop architecture and a cascode-driver CMOS source-follower, we implemented a S/H circuit in a 0.8 μm digital CMOS process. The circuit achieved -61 dB THD at a sampling rate of 103 MHz, while a 1.42 Vp-p 10 MHz input signal was applied. This includes all parasitic loading and transient effect.

UR - http://www.scopus.com/inward/record.url?scp=0031617340&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0031617340&partnerID=8YFLogxK

M3 - Conference article

AN - SCOPUS:0031617340

SN - 0886-5930

SP - 381

EP - 383

JO - Proceedings of the Custom Integrated Circuits Conference

JF - Proceedings of the Custom Integrated Circuits Conference

T2 - Proceedings of the 1998 IEEE Custom Integrated Circuits Conference

Y2 - 11 May 1998 through 14 May 1998

ER -

Open-loop full CMOS 103 MHz -61 dB THD S/H circuit

Abstract

ASJC Scopus subject areas

Other files and links

Fingerprint

Cite this