TY - CHAP
T1 - Receiver architectures for 5g
T2 - Current status and future prospects
AU - Kumar, Amitesh
AU - Sengar, Brajendra Singh
AU - Chaudhary, Shalu
AU - Pandey, Saurabh Kumar
AU - Pandey, Sushil Kumar
AU - Hasan Raza Ansari, Md
AU - Aaryashree,
N1 - Funding Information:
Amitesh Kumar is thankful to Department of Electrical Engineering, National Institute of Technology, Patna for providing resources to write this book chapter. Amitesh Kumar. is thankful to Council of Scientific and Industrial Research to provide research fellowship to carry out research during his stay at Indian Institute of Technology, Indore.
Funding Information:
Acknowledgements Amitesh Kumar is thankful to Department of Electrical Engineering, National Institute of Technology, Patna for providing resources to write this book chapter. Amitesh Kumar is thankful to Council of Scientific and Industrial Research to provide research fellowship to carry out research during his stay at Indian Institute of Technology, Indore.
Publisher Copyright:
© Springer Nature Singapore Pte Ltd. 2021.
PY - 2021
Y1 - 2021
N2 - In this chapter, the recent progress in receiver architecture and various aspects of the available receiver architectures have been discussed. Besides, an overview of the systematic classification of architecture has been analyzed. Documentation of new possibilities and system-level trade has been closely inspected. Certainly, there is a requirement of low-power, flexible, and high-performance receiver architecture for the successful implementation of the 5G network. Different works in this regard have been considered as examples for discussing the status and prospects of architectures with respect to 5G future. Various architectures considered in this chapter can be very valuable to design 5G network in future and will expose the research community with new possibilties to explore for further improvements.
AB - In this chapter, the recent progress in receiver architecture and various aspects of the available receiver architectures have been discussed. Besides, an overview of the systematic classification of architecture has been analyzed. Documentation of new possibilities and system-level trade has been closely inspected. Certainly, there is a requirement of low-power, flexible, and high-performance receiver architecture for the successful implementation of the 5G network. Different works in this regard have been considered as examples for discussing the status and prospects of architectures with respect to 5G future. Various architectures considered in this chapter can be very valuable to design 5G network in future and will expose the research community with new possibilties to explore for further improvements.
KW - 5G
KW - Baseband TIA
KW - I/Q generation
KW - RF mixer architecture
KW - Receiver architectures
KW - Wireless communication
UR - http://www.scopus.com/inward/record.url?scp=85101062992&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=85101062992&partnerID=8YFLogxK
U2 - 10.1007/978-981-15-9865-4_5
DO - 10.1007/978-981-15-9865-4_5
M3 - Chapter
AN - SCOPUS:85101062992
T3 - Lecture Notes in Electrical Engineering
SP - 79
EP - 88
BT - Lecture Notes in Electrical Engineering
PB - Springer Science and Business Media Deutschland GmbH
ER -