Reliability of Flip-chip Interconnection by Eutectic Solder Bumps

Y.Hiruta Y.Hiruta, K.Doi K.Doi, N.Hirano N.Hirano, T.Okada T.Okada, T.Sudo T.Sudo, Toshio Sudo

Research output: Contribution to journalArticlepeer-review

Original languageEnglish
JournalIEEE VLSI Packaging Workshop, Montrey
Publication statusPublished - 1995 Oct 25

Cite this