TY - JOUR
T1 - A Variation-Aware MTJ Store Energy Estimation Model for Edge Devices With Verify-and-Retryable Nonvolatile Flip-Flops
AU - Kamei, Aika
AU - Amano, Hideharu
AU - Kojima, Takuya
AU - Yokoyama, Daiki
AU - Usami, Kimiyoshi
AU - Hiraga, Keizo
AU - Suzuki, Kenta
AU - Bessho, Kazuhiro
N1 - Publisher Copyright:
© 1993-2012 IEEE.
PY - 2023/4/1
Y1 - 2023/4/1
N2 - While the spin-transfer torque (STT) magnetic tunnel junction (MTJ) is a promising technique for enabling nonvolatile flip-flops (NVFFs) to perform power gating to reduce leakage power without any data losses, the large store energy (the energy to make a store operation) of MTJs needs to be addressed. The nonvolatile cool mega array series is an edge-oriented coarse-grained reconfigurable accelerator that implements an improved MTJ-based NVFF with a verify-and-retryable store method that should ideally reduce the store energy under the presence of the switching time variation originating from the stochastic nature of the MTJs. However, the energy reduction effect of the method has not been formulated or evaluated thoroughly enough to make the best use of the method in actual applications. In this study, we propose an analytical model to estimate the store energy in typical operational conditions under the assumption of switching time variations following the normal distributions based on the measurements of a real chip fabricated with a 40-nm perpendicular MTJ/CMOS hybrid process. In contrast to the tedious measurement on each different condition, the proposed model allows for an instantaneous determination of the best storing method for minimizing the store energy, with an energy reduction of up to 69% compared with a conventional one-time attempt storing method. This model is expected to be used for system-level energy simulations and, ultimately, for design explorations in pursuit of energy-optimized memory.
AB - While the spin-transfer torque (STT) magnetic tunnel junction (MTJ) is a promising technique for enabling nonvolatile flip-flops (NVFFs) to perform power gating to reduce leakage power without any data losses, the large store energy (the energy to make a store operation) of MTJs needs to be addressed. The nonvolatile cool mega array series is an edge-oriented coarse-grained reconfigurable accelerator that implements an improved MTJ-based NVFF with a verify-and-retryable store method that should ideally reduce the store energy under the presence of the switching time variation originating from the stochastic nature of the MTJs. However, the energy reduction effect of the method has not been formulated or evaluated thoroughly enough to make the best use of the method in actual applications. In this study, we propose an analytical model to estimate the store energy in typical operational conditions under the assumption of switching time variations following the normal distributions based on the measurements of a real chip fabricated with a 40-nm perpendicular MTJ/CMOS hybrid process. In contrast to the tedious measurement on each different condition, the proposed model allows for an instantaneous determination of the best storing method for minimizing the store energy, with an energy reduction of up to 69% compared with a conventional one-time attempt storing method. This model is expected to be used for system-level energy simulations and, ultimately, for design explorations in pursuit of energy-optimized memory.
KW - Coarse-grained reconfigurable array (CGRA)
KW - edge computing
KW - energy estimation
KW - multiple regression analysis
KW - nonvolatile memory
KW - spin-transfer torque magnetoresistive random access memory (RAM) (STT-MRAM)
UR - http://www.scopus.com/inward/record.url?scp=85148478128&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=85148478128&partnerID=8YFLogxK
U2 - 10.1109/TVLSI.2023.3237794
DO - 10.1109/TVLSI.2023.3237794
M3 - Article
AN - SCOPUS:85148478128
SN - 1063-8210
VL - 31
SP - 532
EP - 542
JO - IEEE Transactions on Very Large Scale Integration (VLSI) Systems
JF - IEEE Transactions on Very Large Scale Integration (VLSI) Systems
IS - 4
ER -