Analysis of surface and substrate deep-trap effects on gate-lag phenomena in GaAs MESFETs

K. Horio, T. Yamada, A. Wakabayashi

研究成果: Paper査読

1 被引用数 (Scopus)

抄録

This study theoretically demonstrates that the gate-lag in recessed-gate GaAs MESFETs may not be completely suppressed when the deep-acceptor-like surface state acts as a hole trap, because the thickness of surface depletion layer can change much by the applied gate voltage. Abnormal current overshoot arise due to deep traps in the substrate when the off-state gate voltage is deeply negative.

本文言語English
ページ101-103
ページ数3
出版ステータスPublished - 1997 12月 1
イベントProceedings of the 1997 GaAs Reliability Workshop - Anaheim, CA, USA
継続期間: 1997 10月 121997 10月 12

Other

OtherProceedings of the 1997 GaAs Reliability Workshop
CityAnaheim, CA, USA
Period97/10/1297/10/12

ASJC Scopus subject areas

  • 材料科学(全般)
  • 物理学および天文学(全般)

フィンガープリント

「Analysis of surface and substrate deep-trap effects on gate-lag phenomena in GaAs MESFETs」の研究トピックを掘り下げます。これらがまとまってユニークなフィンガープリントを構成します。

引用スタイル