Delamination analysis of stacked via in high-density multilayer printed wiring boards by FEA

Moe Nozaki, Yoshiharu Kariya, Yoshiyuki Hiroshima, Nobuo Taketomi, Kenichi Ohashi, Kenichi Tomioka, Shunichi Kikuchi, Jack Tan