TY - JOUR
T1 - Design optimization of active shield circuits for digital noise suppression based on average noise evaluation
AU - Nicodimus, Retdian A.
AU - Suzuki, Hiroto
AU - Wada, Kazuyuki
AU - Takagi, Shigetaka
N1 - Copyright:
Copyright 2020 Elsevier B.V., All rights reserved.
PY - 2005
Y1 - 2005
N2 - A design optimization of active shield circuit using noise averaging method is proposed. The relation between the averaged noise and the design parameters of the active shield circuit such as circuit gain and on-chip layout is examined. A simple design guideline is also provided. Simulation results show that the active shield circuit designed by the proposed optimization method gives a better noise suppression performance of about 28% than the conventional one.
AB - A design optimization of active shield circuit using noise averaging method is proposed. The relation between the averaged noise and the design parameters of the active shield circuit such as circuit gain and on-chip layout is examined. A simple design guideline is also provided. Simulation results show that the active shield circuit designed by the proposed optimization method gives a better noise suppression performance of about 28% than the conventional one.
KW - Active noise cancellation
KW - Active shield circuit
KW - Digital noise
KW - Mixed-signal integrated circuits
KW - Substrats coupling
UR - http://www.scopus.com/inward/record.url?scp=24144461377&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=24144461377&partnerID=8YFLogxK
U2 - 10.1093/ietfec/e88-a.2.444
DO - 10.1093/ietfec/e88-a.2.444
M3 - Article
AN - SCOPUS:24144461377
SN - 0916-8508
VL - E88-A
SP - 444
EP - 449
JO - IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences
JF - IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences
IS - 2
ER -