Fine-grained run-tume power gating through co-optimization of circuit, architecture, and system software design

Hiroshi Nakamura, Weihan Wang, Yuya Ohta, Kimiyoshi Usami, Hideharu Amano, Masaaki Kondo, Mitaro Namiki