TY - JOUR
T1 - Flip chip bonding technique using transferred microsolder bumps
AU - Tsunetsugu, H.
AU - Hayashi, T.
AU - Hosoya, M.
AU - Katsura, K.
AU - Hirano, M.
AU - Imai, Y.
PY - 1997
Y1 - 1997
N2 - We have improved the microsolder bump technique previously used for fabricating a high-speed photoreceiver for high-speed and wideband coherent optical communication. To eliminate the damage caused by stress during vapor-phase deposition of the solder material and to enable the application of various high-speed electrical and/or photonic devices in conjunction with high-density interconnections, we have developed a flip-chip-bonding technique that uses microsolder bumps with a diameter of about 26 and 40 μm. These bumps are transferred from a carrier substrate to a chip that is then bonded to the final substrate. This technique has three advantages. First, the stress during vapor-phase deposition does not damage the device because the bump formation process is separate from the device formation. Second, many applications are possible because we can make many carrier substrates with various chip sizes and bump pitches on a single Si wafer. Third, the chips with transferred microsolder bumps can be applied to devices that are known to be defect-free because the carrier substrates with the deposited solder bumps are individually aligned face-to-face with the base metal on the devices. We used solder materials of 100% In and 60% Sn-Pb in our experiments. From 8-546 transferred microsolder bumps were successfully formed on 0.5- to 4-mm-square chips (test samples and electrical and photonic devices). We also confirmed that this flip chip bonding was very stable after 1000 heat cycles. This new flip-chip-bonding technique should be very useful for making future high-speed optical transmission systems and the parallel optical interconnections required for electrical and photonic devices that will be used to create stable high-speed and high-density interconnections.
AB - We have improved the microsolder bump technique previously used for fabricating a high-speed photoreceiver for high-speed and wideband coherent optical communication. To eliminate the damage caused by stress during vapor-phase deposition of the solder material and to enable the application of various high-speed electrical and/or photonic devices in conjunction with high-density interconnections, we have developed a flip-chip-bonding technique that uses microsolder bumps with a diameter of about 26 and 40 μm. These bumps are transferred from a carrier substrate to a chip that is then bonded to the final substrate. This technique has three advantages. First, the stress during vapor-phase deposition does not damage the device because the bump formation process is separate from the device formation. Second, many applications are possible because we can make many carrier substrates with various chip sizes and bump pitches on a single Si wafer. Third, the chips with transferred microsolder bumps can be applied to devices that are known to be defect-free because the carrier substrates with the deposited solder bumps are individually aligned face-to-face with the base metal on the devices. We used solder materials of 100% In and 60% Sn-Pb in our experiments. From 8-546 transferred microsolder bumps were successfully formed on 0.5- to 4-mm-square chips (test samples and electrical and photonic devices). We also confirmed that this flip chip bonding was very stable after 1000 heat cycles. This new flip-chip-bonding technique should be very useful for making future high-speed optical transmission systems and the parallel optical interconnections required for electrical and photonic devices that will be used to create stable high-speed and high-density interconnections.
UR - http://www.scopus.com/inward/record.url?scp=0031246511&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=0031246511&partnerID=8YFLogxK
U2 - 10.1109/3476.650965
DO - 10.1109/3476.650965
M3 - Article
AN - SCOPUS:0031246511
SN - 1083-4400
VL - 20
SP - 327
EP - 334
JO - IEEE transactions on components, packaging and manufacturing technology. Part C. Manufacturing
JF - IEEE transactions on components, packaging and manufacturing technology. Part C. Manufacturing
IS - 4
ER -