NEW TRENCH ISOLATION TECHNOLOGY AS A REPLACEMENT OF LOCOS.

H. Mikoshiba, T. Homma, K. Hamano

研究成果: Conference article査読

5 被引用数 (Scopus)

抄録

The technology, which is suitable for submicron VLSI, features bird's beak free, planar surface, low defect generation, and is adaptable to any isolation width from submicron to very large dimensions. The key process steps consist of filling the trench with polysilicon to half of the trench depth by utilizing photoresist etch back, and subsequent full oxidation of the recessed polysilicon to fill the trench by the oxide. Device characteristics examined experimentally are equivalent to those of LOCOS isolated devices. The feasibility of this technology has been verified successfully by fabricating a 64K bit DRAM.

本文言語English
ページ(範囲)578-581
ページ数4
ジャーナルTechnical Digest - International Electron Devices Meeting
出版ステータスPublished - 1984 12月 1

ASJC Scopus subject areas

  • 電子材料、光学材料、および磁性材料
  • 凝縮系物理学
  • 電子工学および電気工学
  • 材料化学

フィンガープリント

「NEW TRENCH ISOLATION TECHNOLOGY AS A REPLACEMENT OF LOCOS.」の研究トピックを掘り下げます。これらがまとまってユニークなフィンガープリントを構成します。

引用スタイル