TY - JOUR
T1 - Novel slip-free rapid thermal annealing of GaAs in vacuum with excellent uniformity and reproducibility
AU - Kohno, M.
AU - Hida, H.
AU - Ogawa, Y.
AU - Fujii, M.
AU - Maeda, T.
AU - Ohata, K.
AU - Tsukada, Y.
N1 - Copyright:
Copyright 2010 Elsevier B.V., All rights reserved.
PY - 1991
Y1 - 1991
N2 - This paper describes novel rapid thermal annealing for GaAs wafers under vacuum conditions (VRTA) using a three-zone lamp power control method. The developed RTA technology eliminates generation of crystallographic slip lines and wafer deformation due to the convection effect caused by ambient gas. A three-zone lamp power control method produced excellent uniformity in the activated layer, presenting the best data ever attained by RTA. Also, numerical simulation demonstrates improved temperature uniformity achieved by a three-zone lamp power control method which reduces the edge radiation effect. Moreover, we have found that VRTA technology is particularly effective for annealing large-size GaAs wafers, which are more easily deformed or slip-lined than 2-in. wafers. We have applied VRTA to fabricating ion-implanted n+ contact regions for self-aligned 0.5-μm-gate doped-channel hetero-metal-insulator- semiconductor field-effect transistors with a lightly doped drain, and have obtained excellent Vt uniformity, σVt=19 mV, on a 2-in.-diam wafer. These features, together with a simple wafer-supporting method, using several quartz pins, cause the improved VRTA technology to provide high throughput and production yield for high-performance short-gate GaAs integrated circuits.
AB - This paper describes novel rapid thermal annealing for GaAs wafers under vacuum conditions (VRTA) using a three-zone lamp power control method. The developed RTA technology eliminates generation of crystallographic slip lines and wafer deformation due to the convection effect caused by ambient gas. A three-zone lamp power control method produced excellent uniformity in the activated layer, presenting the best data ever attained by RTA. Also, numerical simulation demonstrates improved temperature uniformity achieved by a three-zone lamp power control method which reduces the edge radiation effect. Moreover, we have found that VRTA technology is particularly effective for annealing large-size GaAs wafers, which are more easily deformed or slip-lined than 2-in. wafers. We have applied VRTA to fabricating ion-implanted n+ contact regions for self-aligned 0.5-μm-gate doped-channel hetero-metal-insulator- semiconductor field-effect transistors with a lightly doped drain, and have obtained excellent Vt uniformity, σVt=19 mV, on a 2-in.-diam wafer. These features, together with a simple wafer-supporting method, using several quartz pins, cause the improved VRTA technology to provide high throughput and production yield for high-performance short-gate GaAs integrated circuits.
UR - http://www.scopus.com/inward/record.url?scp=36449003179&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=36449003179&partnerID=8YFLogxK
U2 - 10.1063/1.347263
DO - 10.1063/1.347263
M3 - Article
AN - SCOPUS:36449003179
SN - 0021-8979
VL - 69
SP - 1294
EP - 1299
JO - Journal of Applied Physics
JF - Journal of Applied Physics
IS - 3
ER -