Open-loop full CMOS 103 MHz -61 dB THD S/H circuit

Khayrollah Hadidi, Masahiro Sasaki, Tadatoshi Watanabe, Daigo Muramatsu, Takashi Matsumoto

研究成果: Conference article査読

22 被引用数 (Scopus)


Based on a real open loop architecture and a cascode-driver CMOS source-follower, we implemented a S/H circuit in a 0.8 μm digital CMOS process. The circuit achieved -61 dB THD at a sampling rate of 103 MHz, while a 1.42 Vp-p 10 MHz input signal was applied. This includes all parasitic loading and transient effect.

ジャーナルProceedings of the Custom Integrated Circuits Conference
出版ステータスPublished - 1998 1月 1
イベントProceedings of the 1998 IEEE Custom Integrated Circuits Conference - Santa Clara, CA, USA
継続期間: 1998 5月 111998 5月 14

ASJC Scopus subject areas

  • 電子工学および電気工学


「Open-loop full CMOS 103 MHz -61 dB THD S/H circuit」の研究トピックを掘り下げます。これらがまとまってユニークなフィンガープリントを構成します。