TY - JOUR
T1 - Physics-based simulation of buffer-trapping effects on slow current transients and current collapse in GaN field effect transistors
AU - Horio, Kazushige
AU - Yonemoto, Ken
AU - Takayanagi, Hiroki
AU - Nakano, Hiroyuki
N1 - Copyright:
Copyright 2012 Elsevier B.V., All rights reserved.
PY - 2005
Y1 - 2005
N2 - Two-dimensional transient analyses of GaN metal-semiconductor field effect transistors (MESFETs) are performed in which a three level compensation model is adopted for a semi-insulating buffer layer, where a shallow donor, a deep donor, and a deep acceptor are included. Quasipulsed current-voltage (I-V) curves are derived from the transient characteristics and are compared with steady-state I-V curves. It is shown that when the drain voltage VD is raised abruptly, the drain current ID overshoots the steady-state value, and when VD is lowered abruptly, ID remains at a low value for some periods, showing drain-lag behavior. These are explained by the deep donor's electron capturing and electron emission processes quantitatively. The drain lag could be a major cause of current collapse, although some gate lag is also seen due to the buffer layer. The current collapse is shown to be more pronounced when the deep-acceptor density in the buffer layer is higher and when an off-state drain voltage is higher, because the change of ionized deep-donor density becomes larger and hence the trapping effects become more significant. It is suggested that to minimize the current collapse in GaN-based FETs, an acceptor density in a semi-insulating layer should be made low, although the current cutoff behavior may be degraded.
AB - Two-dimensional transient analyses of GaN metal-semiconductor field effect transistors (MESFETs) are performed in which a three level compensation model is adopted for a semi-insulating buffer layer, where a shallow donor, a deep donor, and a deep acceptor are included. Quasipulsed current-voltage (I-V) curves are derived from the transient characteristics and are compared with steady-state I-V curves. It is shown that when the drain voltage VD is raised abruptly, the drain current ID overshoots the steady-state value, and when VD is lowered abruptly, ID remains at a low value for some periods, showing drain-lag behavior. These are explained by the deep donor's electron capturing and electron emission processes quantitatively. The drain lag could be a major cause of current collapse, although some gate lag is also seen due to the buffer layer. The current collapse is shown to be more pronounced when the deep-acceptor density in the buffer layer is higher and when an off-state drain voltage is higher, because the change of ionized deep-donor density becomes larger and hence the trapping effects become more significant. It is suggested that to minimize the current collapse in GaN-based FETs, an acceptor density in a semi-insulating layer should be made low, although the current cutoff behavior may be degraded.
UR - http://www.scopus.com/inward/record.url?scp=29744450720&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=29744450720&partnerID=8YFLogxK
U2 - 10.1063/1.2141653
DO - 10.1063/1.2141653
M3 - Review article
AN - SCOPUS:29744450720
SN - 0021-8979
VL - 98
JO - Journal of Applied Physics
JF - Journal of Applied Physics
IS - 12
M1 - 124502
ER -