SLD-1(Silent Large Datapath): A ultra low power reconfigurable accelerator

Nobuaki Ozaki; Kimiyoshi Usami; Hideharu Amano; Mitaro Namiki; Hiroshi Nakamura; Masaaki Kondo

doi:10.1109/COOLCHIPS.2011.5890918

SLD-1(Silent Large Datapath): A ultra low power reconfigurable accelerator

Nobuaki Ozaki, Kimiyoshi Usami, Hideharu Amano, Mitaro Namiki, Hiroshi Nakamura, Masaaki Kondo

研究成果: Conference contribution

2 被引用数 (Scopus)

抄録

SLD(Silent Large Datapath)-1 is a prototype accelerator for media processing consisting of a large Processing Element (PE) array which includes 24bit 8 × 8 PEs with combinatorial circuits and a small micro-controller for data memory access. It was fabricated in 2.1mm 4.2mm × 65 nm CMOS, and achieves 1.356GOPS/11mW sustained performance by reducing overhead of clock tree and the benefit of voltage scaling.

本文言語	English
ホスト出版物のタイトル	IEEE Symposium on Low-Power and High-Speed Chips - 2011 IEEE COOL Chips XIV, Proceedings
DOI	https://doi.org/10.1109/COOLCHIPS.2011.5890918
出版ステータス	Published - 2011
イベント	14th IEEE Symposium on Low-Power and High-Speed Chips, COOL Chips XIV - Yokohama, Japan 継続期間: 2011 4月 20 → 2011 4月 22

出版物シリーズ

名前	IEEE Symposium on Low-Power and High-Speed Chips - 2011 IEEE COOL Chips XIV, Proceedings

Conference

Conference	14th IEEE Symposium on Low-Power and High-Speed Chips, COOL Chips XIV
国/地域	Japan
City	Yokohama
Period	11/4/20 → 11/4/22

ASJC Scopus subject areas

ハードウェアとアーキテクチャ
電子工学および電気工学

文献へのアクセス

10.1109/COOLCHIPS.2011.5890918

他のファイルとリンク

引用スタイル

Ozaki, N., Usami, K., Amano, H., Namiki, M., Nakamura, H., & Kondo, M. (2011). SLD-1(Silent Large Datapath): A ultra low power reconfigurable accelerator. In IEEE Symposium on Low-Power and High-Speed Chips - 2011 IEEE COOL Chips XIV, Proceedings 記事 5890918 (IEEE Symposium on Low-Power and High-Speed Chips - 2011 IEEE COOL Chips XIV, Proceedings). https://doi.org/10.1109/COOLCHIPS.2011.5890918

SLD-1(Silent Large Datapath): A ultra low power reconfigurable accelerator. / Ozaki, Nobuaki; Usami, Kimiyoshi; Amano, Hideharu その他.
IEEE Symposium on Low-Power and High-Speed Chips - 2011 IEEE COOL Chips XIV, Proceedings. 2011. 5890918 (IEEE Symposium on Low-Power and High-Speed Chips - 2011 IEEE COOL Chips XIV, Proceedings).

研究成果: Conference contribution

Ozaki, N, Usami, K, Amano, H, Namiki, M, Nakamura, H & Kondo, M 2011, SLD-1(Silent Large Datapath): A ultra low power reconfigurable accelerator. in IEEE Symposium on Low-Power and High-Speed Chips - 2011 IEEE COOL Chips XIV, Proceedings., 5890918, IEEE Symposium on Low-Power and High-Speed Chips - 2011 IEEE COOL Chips XIV, Proceedings, 14th IEEE Symposium on Low-Power and High-Speed Chips, COOL Chips XIV, Yokohama, Japan, 11/4/20. https://doi.org/10.1109/COOLCHIPS.2011.5890918

@inproceedings{683ff7e9d7d942f0a7e9989ad88bdcaa,

title = "SLD-1(Silent Large Datapath): A ultra low power reconfigurable accelerator",

abstract = "SLD(Silent Large Datapath)-1 is a prototype accelerator for media processing consisting of a large Processing Element (PE) array which includes 24bit 8 × 8 PEs with combinatorial circuits and a small micro-controller for data memory access. It was fabricated in 2.1mm 4.2mm × 65 nm CMOS, and achieves 1.356GOPS/11mW sustained performance by reducing overhead of clock tree and the benefit of voltage scaling.",

keywords = "65nmCMOS, Low Power, Reconfigurable System",

author = "Nobuaki Ozaki and Kimiyoshi Usami and Hideharu Amano and Mitaro Namiki and Hiroshi Nakamura and Masaaki Kondo",

year = "2011",

doi = "10.1109/COOLCHIPS.2011.5890918",

language = "English",

isbn = "9781612848846",

series = "IEEE Symposium on Low-Power and High-Speed Chips - 2011 IEEE COOL Chips XIV, Proceedings",

booktitle = "IEEE Symposium on Low-Power and High-Speed Chips - 2011 IEEE COOL Chips XIV, Proceedings",

note = "14th IEEE Symposium on Low-Power and High-Speed Chips, COOL Chips XIV ; Conference date: 20-04-2011 Through 22-04-2011",

}

TY - GEN

T1 - SLD-1(Silent Large Datapath)

T2 - 14th IEEE Symposium on Low-Power and High-Speed Chips, COOL Chips XIV

AU - Ozaki, Nobuaki

AU - Usami, Kimiyoshi

AU - Amano, Hideharu

AU - Namiki, Mitaro

AU - Nakamura, Hiroshi

AU - Kondo, Masaaki

PY - 2011

Y1 - 2011

N2 - SLD(Silent Large Datapath)-1 is a prototype accelerator for media processing consisting of a large Processing Element (PE) array which includes 24bit 8 × 8 PEs with combinatorial circuits and a small micro-controller for data memory access. It was fabricated in 2.1mm 4.2mm × 65 nm CMOS, and achieves 1.356GOPS/11mW sustained performance by reducing overhead of clock tree and the benefit of voltage scaling.

AB - SLD(Silent Large Datapath)-1 is a prototype accelerator for media processing consisting of a large Processing Element (PE) array which includes 24bit 8 × 8 PEs with combinatorial circuits and a small micro-controller for data memory access. It was fabricated in 2.1mm 4.2mm × 65 nm CMOS, and achieves 1.356GOPS/11mW sustained performance by reducing overhead of clock tree and the benefit of voltage scaling.

KW - 65nmCMOS

KW - Low Power

KW - Reconfigurable System

UR - http://www.scopus.com/inward/record.url?scp=79960201715&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=79960201715&partnerID=8YFLogxK

U2 - 10.1109/COOLCHIPS.2011.5890918

DO - 10.1109/COOLCHIPS.2011.5890918

M3 - Conference contribution

AN - SCOPUS:79960201715

SN - 9781612848846

T3 - IEEE Symposium on Low-Power and High-Speed Chips - 2011 IEEE COOL Chips XIV, Proceedings

BT - IEEE Symposium on Low-Power and High-Speed Chips - 2011 IEEE COOL Chips XIV, Proceedings

Y2 - 20 April 2011 through 22 April 2011

ER -

SLD-1(Silent Large Datapath): A ultra low power reconfigurable accelerator

抄録

出版物シリーズ

Conference

ASJC Scopus subject areas

文献へのアクセス

他のファイルとリンク

フィンガープリント

引用スタイル